







Sep 10, 1993 17:35 | GOPAL C. RAY Chg_Scr ef NDC_Add Pg/Scr_Mode Prt_All P Interrupt Hold/Res Clr_Out In Rem Cont_Prt Add_Blk Prt_Blk Close Text Search Move => s interrupt#(p)hardware(p)software
57017 INTERRUPT# 43378 HARDWARE 28842 SOFTWARE 1002 INTERRUPT#(P)HARDWARE(P)SOFTWARE L1 => s l1 (p) (condition# or failure# or error#) 855562 CONDITION# 130123 FAILURE# 147714 ERROR# L2 285 L1 (P) (CONDITION# OR FAILURE# OR ERROR#) => INPUT:

- 284, 284.2, 942.79, DIG.1; 395/425, 575 [IMAGE AVAILABLE]
- 14. 4,875,483, Oct. 24, 1989, Implantable cardiac pacer with programmable antitachycardia mechanisms; William Vollmann, et al., 607/15, 16 IIMAGE AVAILABLE]
- 15. 4,870,566, Sep. 26, 1989, Scannerless message concentrator and communications multiplexer; Ronald J. Cooper, et al., 395/325; 364/221, 221.7, 222.2, 228.4, 232.8, 238, 238.5, 240, 240.2, 240.8, 240.9, 242.1, 242.3, 242.31, 242.6, 242.91, 242.92, 247, 247.2, 247.3, 247.4, 247.5, 247.7, 247.8, 254, 254.5, 263.2, 265, 265.1, 267, 267.4, 267.7, 267.8, 284, 284.3, DIG.1; 395/425 [IMAGE AVAILABLE]
- 16. 4,843,890, Jul. 4, 1989, Coriolis mass flow rate meter having an absolute frequency output; Allan L. Samson, et al., 73/861.38; 364/510 [IMAGE AVAILABLE]
- 17. 4,736,193, Apr. 5, 1988, Programmable fluid detector; Laurence S. Slocum, et al., 340/522; 73/40.5R, 49.2, 61.43; 340/603, 604, 605, 620 [IMAGE AVAILABLE
- 18. 4,727,480, Feb. 23, 1988, Emulation of a data processing system; Loren 0. Albright, et al., 395/500; 364/231.4, 231.5, 241.9, 247, 280, 280.8, 280.9, DIG.1; 395/725 [IMAGE AVAILABLE]
- 19. 4,726,380, Feb. 23, 1988, Implantable cardiac pacer with discontinuous microprocessor, programmable antitachycardia mechanisms and patient data telemetry; William Vollmann, et al., 607/15, 16, 24, 30 [IMAGE AVAILABLE]
- 20. 4,719,922, Jan. 19, 1988, Stimulator apparatus; Ante L. Padjen, et al., 607/62; 128/908; 607/45, 70 [IMAGE AVAILABLE]
- 21. 4,710,928, Dec. 1, 1987, Method and apparatus for detecting the uncontrollable operation of a control system; Akihisa Ueda, 371/16.1, 29.1, 62 [IMAGE AVAILABLE]
- 22. 4,648,029, Mar. 3, 1987, Multiplexed interrupt/DMA request arbitration apparatus and method; Ronald J. Cooper, et al., 395/325; 364/222.2, 232.8, 238, 238.3, 238.5, 239, 239.6, 239.7, 239.8, 240, 240.1, 240.8, 241, 241.2, 241.5, 241.6, 241.7, 242.3, 242.31, 242.32, 242.6, 242.7, 242.92, 259, 259.2, 260, 265, 265.3, 265.6, 266.3, 266.6, DIG.1; 395/725 [IMÁGE AVAILABLE]
- 4,627,054, Dec. 2, 1986, Multiprocessor array error detection and recovery apparatus; Ronald J. Cooper, et al., 371/11.3 [IMAGE AVAILABLE]
- 24. 4,589,066, May 13, 1986, Fault tolerant, frame synchronization for multiple processor systems; Jack F. Lam, et al., 395/550; 364/228.3, 229, 229.2, 229.4, 230, 230.4, 239, 239.6, 240, 240.2, 240.5, 242, 242.5, 265, 266.1, 267, 267.4, 267.7, 268, 268.9, 269, 269.2, 270, 270.1, 271, 271.2, 285, 285.3, DIG.1; 371/9.1, 61, 62; 395/575 [IMAGE AVAILABLE]
- 4,575,817, Mar. 11, 1986, Switching of programming routine supporting storage stacks; Wade H. Allen, et al., 395/275; 364/921.8, 926.9, 930, 940, 941, 943.9, 965, 965.4, DIG.2 [IMAGE AVAILABLE]
- 4,561,442, Dec. 31, 1985, Implantable cardiac pacer with discontinuous microprocessor programmable antitachycardia mechanisms and patient data telemetry; William Vollmann, et al., 607/27 [IMAGE AVAILABLE]
- 27. 4,538,138, Aug. 27, 1985, Integrated security system having a 13:01:12 COPY AND CLEAR PAGE, PLEASE

INPUT:	

Sep 10, 1993 13:56 | GOPAL C. RAY Chg_Scr Rem Cont_Prt Add_Blk Prt_Blk Interrupt Hold/Res Clr_Out In Close Text Search Move 4,589,066 [IMAGE AVAILABLE] L4: 8 of 14 US PAT NO: BSUM(7) The synchronizer hardware produces a control signal in the form of a processor Interrupt signal at the end of each minor frame to initiate the supervisory software routine. The Interrupt signal is produced if two or more of the four (4) pulses arrive within the "time window", regardless if the other pulses arrive earlier or later than the majority. The supervisory software routine identifies any sync pulse failures -- the processor associated with the failed sync pulse--and substitutes processors if the sync failure indication is less than three. **DETDESC:** DETD (19) The selected sync pulses are applied to a local reset generator 43. Generator 43 includes sync pulse decision logic hardware which determines whether the sync pulses arrive during the "time window" and stores that information. The local sync pulse decision logic actuates a pulse generator to produce the processor Interrupt pulse. This initiates the software supervisory routine from the processor which determines the synchronizer status to see if there has been a failure, identifies any failed pulse and processor, and removes the failed sync pulse and processor. 10. 4,344,133, Aug. 10, 1982, Method for synchronizing hardware and software; William C. Bruce, Jr., et al., 395/775; 364/228.3, 232.8, 240.1, 244, 244.3, 258, 258.2, 259, 259.7, 263.2, 271, 271.1, 271.4, DIG.1 [IMAGE AVAILABLE] L4: 10 of 14 US PAT NO: 4,344,133 [IMAGE AVAILABLE] ABSTRACT: A digital processor capable of responding to a sync instruction for high-speed synchronization of hardware and software is provided. The sync instruction places the procesor in a stopped state and lets the processor start up again only upon receipt of an interrupt. If the interrupt is disabled by being masked, the stopped state is simply cleared and the sequencing of instructions continues without vectoring to the interrupt service routine. However if the interrupt is not disabled, the processor will handle the interrupt just as it would if it were not in the stopped state. Upon return from the interrupt service routine, the stopped state is cleared and the sequencing of instructions continues. In this way, the sync instruction provides a mechanism for synchronizing software with hardware external to the processor without the delays associated with interrupts or busy-wait loops. DETDESC: DETD (30) The sync instruction provides for high-speed synchronization of hardware and software. It stops the processor and lets it start up again only when one of the interrupt lines is pulled low which indicates an interrupt signal. In this way, the instruction provides a mechanism for synchronizing software with hardware external to the processor without the delays associated with interrupts or busy-wait loops. It should be noted that the sync instruction does not cause the processor to stack any of the programmable registers. Therefore time is not wasted stacking registers when 13:55:48 COPY AND CLEAR PAGE, PLEASE INPUT:

Sep 10, 1993 13:56 | GOPAL C. RAY Chg_Scr ef NDC_Add Pg/Scr_Mode Prt_All Rem Cont_Prt Add_Blk Prt_Blk Interrupt Hold/Res Clr_Out In Close Text Search Move 4,344,133 [IMAGE AVAILABLE] L4: 10 of 14 US PAT NO: DETD (30) it is not desired to stack the registers. The present invention allows the processor to continue from a stopped state when a masked interrupt is received. The non-maskable interrupt, NMI, will be serviced by the processor even if it is in a syncing state and in most cases will only be used in response to an emergency condition. 4,326,247, Apr. 20, 1982, Architecture for data processor; George P. Chamberlin, 395/800; 364/231.4, 231.7, 232.8, 232.9, 238.6, 238.7, 239, 239.4, 239.7, 239.9, 240, 240.1, 240.2, 242, 243, 243.2, 244, 244.3, 244.6, 247, 247.3, 247.4, 247.6, 258, 258.2, 258.3, 259, 259.2, 259.5, 259.7, 259.9, 261.3, 261.4, 264, 264.6, 271.6, 271.8, DIG.1 [IMAGE AVAILABLE] 4,326,247 [IMAGE AVAILABLE] L4: 11 of 14 US PAT NO: ABSTRACT: A data processor having an internal address bus and a separate internal data bus which are selectively coupled to an external memory bus. The external memory bus is time shared so that it can carry memory addresses as well as data. A command shift register, at least one capture register, a timer register, a compare register, a control register, and a status register are all coupled to the internal data bus. The command shift register is capable of serially shifting data, upon command, to an output terminal. The at least one capture register is capable of being loaded from the timer register whenever a transition occurs on a predetermined input to the data processor thereby capturing the time at which the transition occurred. The compare register is used to store a digital signal equivalent to some desired time. The compare register is continuously compared for equality with the timer register and provides a signal when equality exists. The control register is capable of providing software control of preselected registers within the data processor and the status register is used to temporarily store data indicating causes of interrupts. **DETDESC:** DETD (18) I/O status register 62 is an eight-bit register which can be read from or written into by software control and is coupled to data bus 52. Status register 62 is coupled to and receives inputs from inputs RT1, RT2, RT3, equality detector 57, and timer register 56. Status register 62 indicates the causes of interrupts and permits direct reading of the three real time input lines RT1, RT2, and RT3. The level appearing at input RT1 will be reflected by bit two of status register 62. If bit two is a logic level "0" it will indicate that the input at input RT1 is low, and if bit two is a logic level high it will indicate that the input at input RT1 is a high. In a corresponding manner, bit one of status register 62 reflects the input appearing at input RT2, and bit zero indicates the input at input RT3. Bits three through seven are set when an interrupt is detected by the input/output circuitry of processor 10. Bit three is set by a transition on input RT3, bit four is set by a transition on input RT2, bit five is set by a transition on input RT1, bit six is set when timer register 56 overflows, and bit seven is set when timer compare occurs as indicated by equality detector 57. If any one of the bits three through seven is a logic "1" and the corresponding bit in control register 47 is a logic "1", an interrupt will occur. Input RT3 can only cause an interrupt when it is in the input mode. It will be noted that the bits in status register 62 will be set to a logic "1" when the specified condition occurs regardless of the state of the 13:56:09 COPY AND CLEAR PAGE, PLEASE INPUT:

Sep 10, 1993 13:56 | GOPAL C. RAY Chg_Scr Rem Cont_Prt Add_Blk Prt_Blk Interrupt Hold/Res Clr_Out In ef NDC_Add Pg/Scr_Mode Prt_All Close Text Search Move L4: 11 of 14 4,326,247 [IMAGE AVAILABLE] US PAT NO: DETD(18) interrupt enable bits in control register 47, however, interrupts will only be generated when the corresponding enable bit in register 47 is a logic one. The bit in status register 62 which causes the interrupt will be cleared to a logic "0" by the hardware when the interrupt is recognized. Also, the status bit or bits may also be cleared by software. **DETDESC:** DETD (20) The last software instruction within each of the interrupt handling routines stored in foreground software is a return from interrupt RTI instruction. If no interrupts are active when the interrupt handling routine finishes servicing the last interrupt, the execution of the return from interrupt RTI instruction causes program control to be returned to the background memory program. If an interrupt condition still exists when the RTI is executed, another interrupt will occur immediately with the appropriate interrupt vector location being used because the effect of the RTI is the same as executing a jump-to-subroutine (JSR) instruction and a new vector address is provided for fetching the jump address to be executed by the JSR instruction. Bits three through seven of status register 62 may be written by software thereby causing an interrupt if the interrupt is enabled by the associated bit in control register 47. Bits zero through two of status register 62 cannot be written by software. Only ten bits are fetched from memory for an interrupt vector when an interrupt occurs. The three high order bits AD10 through AD12 are hardware generated. => INPUT: